Creative Commons Attribution-Noncommercial-Share Alike We present measurements of the conductance slope for various InAs/GaSb heterojunctions via two-terminal electrical measurements, which removes three-terminal parasitics and enables direct study on the effect of microstructure on tunnelling. Using this, we can predict how subthreshold swings in TFETs can depend on microstructure. We also demonstrate growth and electrical characterization for structures grown by metalorganic chemical vapor deposition (MOCVD) -a generally more scalable process compared to molecular beam epitaxy (MBE). We determine that misfit dislocations and point defects near the interface can lead to energy states in the band-gap and local band bending that result in trap-assisted leakage routes and nonuniform band alignment across the junction area that lower the steepness of the conductance slope.
I. Introduction
Recently, tunnel field effect transistors (TFETs) have been the subject of much investigation due to their predicted and demonstrated ability to obtain subthreshold swings steeper than the roomtemperature thermal limit of 60 mV/decade, as a result of interband tunneling 1, 2 . Most early published results utilized heavily doped homojunctions and barrier-width modulation. However, recent simulation results have predicted that the use of heterojunctions allow for a much higher drive current, up to the order of mA/µm, due to the much smaller effective band gap and hence, higher tunnel probability [3] [4] [5] [6] [7] [8] . In addition, devices from heterojunctions are expected to have a turn-on resulting from the band-edges overlapping as opposed to barrier width modulation.
Conductance increases sharply once there is band overlap between the conduction band of one layer with the valence band of the adjacent layer, and each band edge provides a sharp cutoff in density of states. This removes the effect of thermal tails. However, while this concept is promising in theory, it remains to be seen if sharp switching can occur in a real heterojuction system with realistic imperfections.
Various researchers have predicted sharp switching from the band-edges in the InAs/GaSb-based materials system, due to its type-III band alignment, allowing for interband tunneling without heavy doping and with a high tunnel probability [4] [5] [6] [7] [8] . These computational results showed roomtemperature subthreshold slopes as low as 7 mV/decade 8 and in some designs, drive currents as high as 1.9 mA/μm at 0.4 V 6 . Experimental results to date on this materials system [9] [10] [11] [12] [13] [14] , however,
have not yet matched this performance, with the steepest room-temperature subthreshold slope at 125 mV/decade, and highest obtained drive current of 180 μA/µm at 0.5 V 12 at this time of writing. The reasons for this discrepancy have been hypothesized to result from a variety of factors, such as poor gate oxide interface [9] [10] [11] [12] [13] , contact and other series resistance 10, 11 , TFET geometry 10, 11, 13 , as well as materials defects related to the tunnel junction 9, 10, 12, 14 . Furthermore, even in a two terminal configuration, where the effects of gate oxide and electrostatic coupling 3 are removed, and with geometry expected to present less of an effect, work to date on twoterminal devices for this materials system [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] has also not resulted in electrical characteristics that correspond to switching steeper than the thermal limit 25 . This is a strong indication that materials effects could be the source of poor performance. Hence, understanding a link between materials properties and electrical results is imperative. This work addresses this need.
Additionally, experimental work on tunnel devices utilizing the InAs/GaSb system have been mainly based on layer structures formed with molecular beam epitaxy (MBE) growth [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] , with very limited work with metalorganic chemical vapor deposition (MOCVD) 26 , which has the promise to be a much more scalable technique, and hence useful for production of post-CMOS integrated circuits. There has been previous work, however, in this materials system for type-II superlattice long-wavelength detectors [27] [28] [29] [30] [31] , as well as some early structure-oriented InAs/GaSb heterojunction work 32 . These studies have elucidated to the presence of various types of materials issues, including strain buildup and dislocation formation 29 , as well as intermixing due to exchange and/or gallium carryover [28] [29] [30] [32] [33] [34] . While the gallium carryover effect seems to be specific to MOCVD, dislocations 14, 35, 36 and exchange 37, 38 are also seen in MBE. There has been no correlation to date on how defects on MOCVD-grown structures could affect tunneling
properties. There has also been little work on this correlation for MBE-growth, although some recent results by Zhu et al. have identified a link between dislocations due to strain buildup and a resulting high off-state current 14, 35 . These are the first results to explicitly show a major effect of growth properties on device performance and indicates the importance of linking materials structure to electrical properties.
Herein, we present our work on MOCVD-grown InAs/GaSb structures and the resultant structural properties linked to growth conditions, such as temperature, growth order, and strain.
Finally, we have fabricated tunnel diodes from these epitaxial structures in order to obtain a device that can probe the tunneling characteristics without convoluting the result with the various 4 transistor effects mentioned prior. We correlate the electrical properties with the materials properties to gain insights into how these devices are affected by materials defects, both those specific to MOCVD and also technique-independent results.
II. Theory and Experiment

A. Two-Terminal vs. Three-Terminal Device Characterization
A TFET is a three-terminal device and its subthreshold swing is a figure of merit that is specific to three-terminals. However, studying the effect of microstructure on the subthreshold swing of a TFET is difficult because it also depends heavily on other device parasitic issues that cannot easily be controlled or deconvoluted from the final electrical characteristics. These parasitics include interface states at the oxide-semiconductor interface, series resistance, and a loss of symmetry in the device geometry in going from two to three terminals, which results in nonuniform electrostatics and hence, parasitic leakage pathways. While it is important to optimize these aspects of the device, a study that focuses directly on the microstructure at the tunnel interface would benefit greatly from removing the guesswork of correcting for these variables.
A diode measurement provides an advantage in that it does not have as many parasitic effects.
Namely, there is no gate-oxide that needs to be controlled, and there are no parasitic leakage pathways resulting from a third-terminal. Further, a diode demonstrates a two-terminal equivalent to a subthreshold swing through the dependence of its absolute conductance on the applied voltage. This was demonstrated recently by Agarwal 25 , in which it was shown that a plot of the absolute conductance as a function of voltage gives a pseudo-transistor response.
The tunnel current of a tunnel diode (J t ) can be described by:
where F c (E) and F v (E) are the Fermi-Dirac distributions on either side of the tunnel junction, T t is the tunnel probability, N c (E) and N v (E) are the density of states in the conduction band and valence bands respectively. C 1 is a constant, and the integral is taken over the band overlap ΔE.
In practice, as will be described in the next section, the N c (E) and N v (E) terms do not suddenly decrease to zero at the band edges, but are blurred due to energy states below the band edges and will also have a spatial dependence, meaning that J t will not be uniform everywhere across the junction. The applied potential (V a ) shifts the band overlap by shifting N c (E) and N v (E) away from each other, but also changes the difference in Fermi levels across the junction, ( ) − ( ). However, in a three-terminal device, a gate would determine the band overlap without setting up a difference in Fermi-level across the junction. This results from the fact that an ideal gate causes no current to flow across the oxide. While the gate does induce a charge in the channel, the electric potential resulting from it is offset by the chemical potential difference, and the Fermi-level, which is the sum of these two potentials, remains constant. Hence, the entire Fermi-level difference (qV g ) is dropped across the oxide. The difference in Fermi-level across the junction is then controlled by the source-drain bias, and so the ( ) − ( ) term is independent of gate bias and not part of the transfer characteristics and subthreshold slope of the transistor.
As a result, in order to approximate the equivalent scenario in a diode, one needs to remove the
factor from the integrand. To first order, this difference in Fermi-distribution across the junction is simply the portion of the applied voltage that is dropped across the junction (this assumption will be validated at the end of the section). Therefore, this effect of Fermi-level difference can be removed by examining the absolute conductance of the junction:
And therefore, defining a conductance slope in a diode gives a comparable metric to the expected subthreshold slope if the diode were converted to a three-terminal configuration without the accompanying three-terminal parasitics:
Hence, the conductance slope allows one to see the subthreshold swing that could be obtained without three-terminal parasitics. Also, the series resistance can be easily determined and corrected by examining the slope of the I-V curve at high bias when the diode is essentially a series resistance-limited p-n junction.
There are a few important caveats that must be considered during analysis of the conductance slope. Agarwal has shown 25 , in the range of voltages from which we extract a conductance slope in this work (0 to 8kT/200 mV), the [ ( ) − ( )] energy dependence at any given energy does not change by more than a factor of 2, and its total integral over energy is always equal to V a . When 7 integrated with the ( ) ( ) term, which changes by many orders of magnitude, this factor of 2 becomes insignificant, and is not expected to change the calculated value of the conductance slope.
2. Tunnel diodes with negative differential resistance (NDR) tend to have instability-driven oscillations in and near the NDR region. Therefore, the absolute value of the conductance slope is meaningless in this region. However, as will be seen in the results, the turnoff begins before the NDR region, and so the high-current portion of the conductance slope can be seen without interference from oscillations. Furthermore, the average can be taken across the instability region to obtain an average conductance slope for that region, as has been done previously. 25 If the unstable region of the I-V curve extends past the NDR region, it is possible to underpredict the steepness of the conductance slope. However, we find that the average conductance slope across the unstable region is generally continuous with the slope before it, indicating that significant underprediction is likely not occurring.
3. The relative value of the conductance slope across different heterojunctions is far more useful for analysis than the absolute value of the slope for any given diode. Upon turning off the tunnel current, the diode behaves as a p-n junction, and so the tunnel current and conductance eventually becomes overwhelmed by the diode current. Consequently, the full swing in tunnel current cannot necessarily be seen. Also, when the diode current is significant, the fraction of the total measured current that is due to tunnelling decreases as the tunnel current drops, and so the calculated conductance slope will be less steep than it actually is. Therefore, the absolute value of the conductance slope is not overly telling of the sharpness one would obtain in a TFET, but the difference in conductance slopes between diodes is very telling as to which are giving a sharper transition.
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B. Tunnelling and Materials Defects
We expect electrically active defects and materials inhomogeneity to have an effect on the conductance slope, due to the presence of both 1) electronic states in the band gap that assist tunneling in the off state and 2) inhomogeneous band-alignment at the interface due to local band-bending in the region of defects as well as fluctuations in materials composition and strain. Figure 1a shows an example of an InAs/GaSb diode, with example defect states that provide a band-edge blurring via mechanism 1. In Figure 1b , an energy-band diagram is envisioned along a direction parallel to the junction in the region of an example defect, in this case, an acceptor-type deep level trap, similar to illustration by Wilshaw 39 . In addition to the trap state, there can be band-bending around it due to electric fields and/or local deformation of the lattice. The defect need not be a deep-level trap, rather, any defect concentration that is not uniformly spaced will result in nonuniform band-edges 40 . This means that such defects can alter the local bandalignment, as shown in Figure 1c , where the GaSb valence band right near the interface is shown and is assumed to not be affected by the defect for simplicity of illustration. Wherever the GaSb valence band lies below the InAs conduction band, tunneling can occur. As a voltage is applied to move the bands apart, tunneling will turn off at point C before point A. The band diagram here has been drawn for the case of no quantum confinement, although it is possible for the bandbending near the interface to act as shallow quantum wells for electrons and holes. Even if such quantum confinement occurs near the interface, the electric/fields and/or local lattice deformation will result in a change of both the 2-dimensional electron gas band-edges, as well as the energy of the confined state, and so the same result of nonuniform turn-off is to be expected. Figure 1d shows the result on conductance slope, where the slope is an average of the slope of every point. If such defects are concentrated enough, there will be significant averaging and hence, blurring of the turn-off. The effect of traps is also shown, via the presence of trap-assisted tunneling. Both of these effects will result in a less-steep conductance slope, while trap-assisted 9 leakage will also result in a higher off-state current. This will be discussed more specifically in the results section. 
Figure 1 a) Band diagram of InAs
III. Results and Discussion
A. Intermixing, Dislocation Formation, and Effect of Growth Order Figure 2a shows cross sectional TEM of InAs grown on GaSb at 530ºC, which is a commonly used temperature for InAs growth 27, 28, 31, 33 . The interface appears to be very rough and numerous 60º threading dislocations appear to originate from the interface. The high concentration of misfit and threading dislocations can also be seen in plan view TEM as shown in Figure 2b . This defect density is not characteristic of small-lattice-mismatch materials such as InAs and GaSb (0.6%), indicating that these dislocations are not created by the small tensile strain in the growing InAs layer. Figure 2c shows 14, 29, 36 . Consistent with these previous reports, we expect the existence of a Ga carryover effect, where Ga incorporates in the above layer due to a proposed methyl-exchange reaction between TMIn and TMGa, and/or As-for-Sb swap, in which Sb exchanges with As and incorporates into the growing layer to lower surface energy, and also to favor the more stable Ga-As bond. In both of these processes, we expect a Ga-rich Ga x In 1-
x As x Sb 1-x region to form which is under high tensile stress and also puts compressive stress on the InAs layer growing above, and which is likely the source of dislocations. Both the As-for-Sb swap and Ga carryover processes are expected to be sensitive to the growth order of the interface, and hence should not occur when grown in the reverse order, with GaSb grown on top of InAs. This is because the As-for-Sb swap is driven heavily by the lower surface energy of Sb, and so it should only occur when Sb is in a lower layer in the structure and not the top layer. As for the Ga carryover effect, it is believed that the carryover occurs because Ga atoms in the lower layer react with the adsorbing TMIn to transfer methyl groups to the Ga atoms, which may allow it to become mobile and incorporate into the above film 42 . This methyl transfer is due to the stronger bond energy of the Ga-C bond than the In-C bond, and so the transfer should not occur between TMGa and In atoms in the scenario in which InAs is being grown on GaSb. Therefore, it is expected that these effects should not occur if GaSb is grown on top of InAs. relaxation. For the reverse order in Figure 4b , it can be seen that at 80 nm thickness, the GaSb remains mainly strained with about 5% relaxation, while the 380 nm thick layer (Figure 4c) shows about 63% relaxation. The fact that the thread density remains significantly lower than the InAs/GaSb sample, even after significant relaxation, and that the GaSb can be grown considerably thick before relaxing and still not reach the same relaxation level as for InAs on GaSb, indicates that the intermixing-driven dislocation formation observed for InAs/GaSb heterostructures is not present when grown in the reverse order.
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Figure 3: Cross section TEM (220 condition) of a) 80 nm thick GaSb grown on InAs at 530°C, b) 380 nm thick GaSb on InAs (circular regions of striations in the bulk of the GaSb layer is milling-induced damage from the TEM sample preparation process) Figure 4: (224) glancing exit reciprocal space maps of a) InAs/GaSb junction (82% relaxed) b) 80 nm GaSb / InAs (5% relaxed) c) 380 nm GaSb/InAs (63% relaxed). Short dashed line shows the line of strain, and long dashed line shows the line of relaxation
The series-resistance-corrected I-V characteristics of the InAs/GaSb structure compared to the 80 nm thick GaSb/InAs structure is shown in Figure 5a , and the conductance-voltage characteristics are shown in Figure 5b . Negative differential resistance can be seen, and the two steep drops visible in the NDR region of I-V curves are due to instabilities in the test circuit resulting from the NDR, as is commonly observed in these types of measurements. It is worth reiterating that the conductance slope is taken as the average slope over the entire NDR region. The GaSb/InAs diode shows a much steeper conductance slope in the region of the bands uncrossing. This indicates that the heavily defective InAs/GaSb interface has caused a blurring of the turn-off, consistent with what was described in Figure 1 . A less steep conductance slope can be seen, consistent with less uniformity, as well as a higher current beyond the steep portion, which appears consistent with more trap-assisted leakage, although the diode current becomes significant at higher forward biases, which can overshadow the leakage current. Further, while deep level traps would lead to a leakage current as depicted in Figure 1d , leakage through more shallow-level traps, if concentrated enough, would lower the slope throughout the entire region of band-uncrossing, not just at lower currents. Therefore, the main characteristic to extract from this data is the less-steep slope in the region in which the bands are uncrossing, which is attributable to a variety of energy states due to defects, and the local band-bending they cause.
Figure 5: a) Series resistance-corrected I-V curve and b) Absolute conductance-voltage curve derived from a), for InAs/GaSb and strained GaSb/InAs diodes
This result does not indicate, however, which defects specifically cause this decrease in conductance slope steepness, as the InAs/GaSb interface has 60º and 90º misfit dislocations and many threading dislocations. Therefore, it is useful to compare the 80 nm GaSb/InAs diode to 16 the case where the GaSb layer is grown to 380 nm thick and undergoes significant relaxation. In the latter case, the interface contains 60º misfit dislocations with a low threading dislocation density, as was seen in Figure 3b , but without many threads and edge dislocations as in the InAs/GaSb diode. Figure 6 shows the result: the conductance slope is significantly less steep and about the same as the InAs/GaSb diode, indicating that the loss of steepness is correlated to the presence of misfit dislocations. Theoretically, it can be proposed that the misfit dislocations are leading to energy states and local band bending in their region due either to 1) states associated specifically with the core of the dislocations, 2) states resulting from the local deformation of the lattice in the region of the dislocations or 3) states associated with point-defects, which tend to accumulate in the region of dislocations due to the difference in strain and charge. However, in reality, it is more likely to be a combination of 2) and 3), and mainly 3), as it has been shown previously that dislocations tend to getter many point defects which lead to states and lattice deformation which dominate the electrical characteristics 43 , and that the dangling bonds in the core of most dislocations can reconstruct to passivate and eliminate the defect states that would be expected of a dislocation core 44 . This may explain why the InAs/GaSb diode, which in addition to having 60º dislocations also contained pure-edge 90º dislocations gave about the same conductance slope steepness: while a true 90º dislocation can have a different density of energy states than a 60º dislocation, both types attract point defects, and the effect of point defects overwhelms the much lower concentration of dangling bonds and reconstructed states.
17
Figure 6: a) Series resistance-corrected I-V curve and b) Absolute conductance-voltage curve for 80 nm thick and 380 nm thick GaSb on InAs diodes
B. Post-Growth Annealing, Point defects, and Interface Uniformity
Given that the point defects gettered by dislocations and the resulting lattice-deformation are expected to lower the conductance slope steepness, it stands to reason that the steepness may be improvable via thermal annealing. This is because annealing can cause migration of point defects, which can allow for their annihilation. This migration can also act to average out the concentration to create a more uniform distribution. This would lead to fewer regions of largely different band alignment and hence, steeper switching in devices utilizing this interface.
We annealed both the high dislocation density InAs/GaSb and low dislocation density 80 nm thick GaSb/InAs at 600°C for 7.5 minutes. This was done in a rapid thermal annealer, with PECVD-deposited SiO 2 protective layers added to the top and bottom surface to prevent degassing, which was subsequently removed in a buffered oxide etch after annealing. Diodes were then fabricated on the annealed structures. We kept the anneal time short to avoid significant intermixing between the layers above what had already occurred during growth, and to avoid any relaxation in the still strained GaSb/InAs diode. with and without the annealing step. It can be seen that there is a noticeable increase in the steepness of the conductance slope after annealing, which is indicative that in both cases, point defects are being eliminated and/or more evenly distributed. It is clear, however, that the annealed device still has many electrically active defects, as the steepness after annealing is still not as good as the device without dislocations. We do not expect that there was much intermixing between the layers during the annealing, as this would lead to a noticeable decrease in current in reverse bias due to a lower tunnel probability, and would likely lead to a lower conductance slope as well. But it can be seen that the current and conductance in reverse bias, where tunneling is occurring, has not changed after annealing.
Even without a substantial concentration of misfit dislocations, there is a significant improvement in conductance slope, as is shown in Figure 7c and 7d, for the annealing of the GaSb/InAs structure which is almost completely strained. This is likely an indication that all samples contain point defects. The presence of the misfit dislocations at the interface tends to getter these point defects and increase their concentration. Hence, the conductance slope is made steeper by annealing dislocated samples, enhanced further by preventing dislocations, and enhanced even further by annealing undislocated samples. Each enhancement is due to fewer point defect states and more interface uniformity. Again in this case, the electrical results do not indicate increased intermixing. Furthermore, we confirmed via HRXRD that there was no additional relaxation of the GaSb layer after annealing, consistent with the much steeper slope.
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Figure 7: a) Series resistance-corrected I-V curve and b) Absolute conductance-voltage curve
InAs/GaSb diodes before and after annealing at 600⁰C. c) and d): Equivalent comparison for 80 nm thick GaSb/InAs diodes
C. Use of Strain to Suppress Defect Formation
Thus far, it has been shown that GaSb can easily be grown strained on InAs, and this prevents misfit dislocation formation and the less-steep conductance slope that results from it. However, at the normal growth temperature of 530 ºC, it is not possible to grow the InAs strained, as it relaxes immediately due to the much larger strain of intermediate compositions. However, since the GaSb can be so easily strained, it is possible to "pseudo lattice match" the InAs to the GaSb 20 to prevent relaxation, by keeping the GaSb strained on the InAs lattice constant, and then growing the InAs layer on top of the GaSb layer without lattice mismatch. To test if this is effective, we grew InAs layers on both the strained and relaxed GaSb layers to determine if keeping the GaSb underlayer strained provides any improvement. Figure 8a shows a crosssection TEM image for InAs grown on the 380 nm relaxed GaSb layer, and is heavily dislocated in the same manner as when InAs is grown on GaSb substrates. However, as shown in Figure 8b, when InAs is grown on the strained GaSb layer, it has no observable defects in cross-section TEM. This seems to indicate that growing the InAs on GaSb that has been strained to the InAs lattice constant prevents either the intermixing that leads to high strains, or the relaxation of these high strains. It is possible that that intermixing is reduced because lattice-matching could prevent island formation and so the entire surface is quickly covered in InAs, making As-for-Sb exchange and Ga carryover more difficult. Alternatively, it is possible that the intermixing still occurs, but the film mismatch is required for relaxation. This is conceivable since the intermixing by exchange or carryover would have a shrinking driving force as strain begins to buildup, and it is unlikely that it would continue beyond a point where enough strain energy was built up for relaxation mechanisms to activate. Hence, we would expect the diffusion to lead to unrelaxed strain. Additional strain would then be required to lead to relaxation and island formation.
Hence, the film mismatch is needed to bring the strain energy to the required minimum for strain relaxation to be energetically favorable, and removing the lattice mismatch between the GaSb and InAs prevents the strain relaxation from ever becoming energetically favorable. 
InAs layer is the same thickness for both)
Diodes were fabricated on both of these samples. However, since there are now two interfaces (as can be seen in Figure 8 ) -the main InAs on GaSb tunnel interface, as well as the lower interface for the GaSb layer on the InAs substrate -great care was taken to prevent the lower interface from affecting the I-V curve. This was done by regrowing n+-InAs on the InAs substrate, and growing the first half of the GaSb film as Si p+ doped. This makes the lower tunnel interface much more conductive. Furthermore, the GaSb was not etched all the way through the layer, to allow for room for current spreading in the GaSb layer, making the effective area of the lower junction larger than that of the main tunnel junction. Figure 9a shows the I-V curve for both cases, and Figure 9b shows the conductance-voltage curve. The results are consistent with the rest of the study, in that the dislocated InAs on relaxed-GaSb shows the same less steep conductance slope (refer back to Figure 5b for a comparison). The InAs/strained-GaSb device, on the other hand, shows a sharper conductance slope, due to its lack of dislocations. It is worth noting that for these plots, while the series resistance was removed in the standard manner 22 of using the slope at high voltage, the variable resistance of the lower interface tunnel interface cannot be removed this way, since it is small at high voltage and becomes larger at small forward bias and increasing reverse bias. This is likely the origin of the loss of steepness through the origin for both diodes in Figure 9b . Since this variable resistance was the same for both diodes, the comparison is still fair. 
D. Use of Growth Temperature to Suppress Defect Formation
While growing in reverse-order or with a strained GaSb underlayer prevents dislocation formation, these structures could lead to difficulty in later fabricating a three-terminal device.
Another possibility, given that dislocations ultimately originate from intermixing, would be to lower the growth temperature of the InAs layer to prevent this intermixing. We attempted this by reducing the growth temperature from 530ºC after growing the GaSb layer, down to 465 ºC for InAs growth. Cross section TEM results are shown in Figure 10a for a structure with InAs grown at 465ºC, which can be compared to the original 530 ºC growth in Figure 2 . Figure 10b shows a The results of this study indicate that higher quality interfaces can be obtained by lowering the temperature of the InAs layer growth to prevent intermixing by either As-for-Sb exchange, or Ga carryover, or both. This may be due to the fact that the lower temperature provides less kinetic energy to surmount the activation energy barriers associated with swap and carryover. Lowering the temperature can also allow the InAs layer to coalesce earlier in the growth, leading to InAs/InAs growth sooner and a 2D growth mode sooner. It has been reported previously that growing InAs on GaSb in MBE above 460ºC resulted in island formation due to the strain of an intermediate Ga-rich layer(s) 37 . It is possible that at higher temperatures, the Ga-rich intermediate material causes enough strain that the InAs layer forms islands, which then leaves the GaSb layer underneath exposed in some areas for a longer period of time, allowing further exchange to occur between the Sb in the GaSb layer, and the incoming As flux. By preventing island formation, there would be no exposed GaSb regions after growth initiated, and the exchange process would become self-limiting.
To verify that the lower dislocation density at lower temperature was a result of decreased intermixing, and not simply due to increased barriers to dislocation formation, we grew a sample where a 40 nm thick InAs layer was grown at 465 ºC, followed by an additional 50 nm grown while ramping the temperature from 465 ºC to 530 ºC, and then 50 nm of growth at 530 ºC. to dislocation formation and relaxation. Instead, we observed a similar structure to the 465 ºC structure, implying that the lower temperature likely suppresses the exchange and/or carryover.
Then, when the temperature is ramped back up, this cannot enhance the exchange and carryover processes, since the interface is already buried, and both of these processes require a free surface to mediate the intermixing. to 530 ºC while growing, and 3) a device with the InAs layer grown at 465 ºC and then the entire epitaxial structure annealed at 600 ºC for 7.5 minutes, using the anneal procedure described previously. Device (1) shows a change in conductance, but with extremely small steepness which levels off at a fairly flat slope afterwards, indicating that significant tunneling is still occurring either through defect states or regions where the band overlap is still large. For device (2), growing with a ramp in growth temperature to 530 ºC provides some improvement, but minor.
However, for device (3), when the structure is annealed at 600 ºC, the conductance slope steepness improves greatly, giving a conductance slope about the same as the annealed dislocation-free GaSb/InAs device, consistent with the fact that this device indeed is also a dislocation-free annealed device. The phenomenon here appears to be the same as that for annealing the GaSb/InAs structure, in that the annihilation of point defects and/or averaging of fluctuations in band alignment have increased the steepness of the conductance slope. However, it appears in this case that the steepness was much weaker before annealing. This makes sense since we expect a growth temperature below the optimized growth temperature of 530 ºC to introduce more point defects into the layer, due to a variety of possible mechanisms such as lack of surface diffusion during growth resulting in defect concentrations above the equilibrium value, greater carbon-incorporation due to incomplete precursor decomposition, increased impurity incorporation due to lower growth rate, and a shift in the equilibrium stoichiometry of the compound via a change in partial pressure of the In and As, via a change in the precursor decomposition rate. Also, since after the GaSb layer is grown, the temperature must be ramped down to 465 ºC before the InAs can be grown, there is the opportunity to incorporate impurities 26 at the surface. Despite all of these issues, however, dropping the InAs growth temperature to such a low value is still beneficial, since the issues it introduces can be resolved by annealing, and the net result is a major improvement over growing at 530 ºC. Again, we expect minimal intermixing due to annealing given the lack of change in conductance in the tunnel region (reverse bias), and confirmed with HRXRD that annealing led to a negligible amount of relaxation. 
IV. Conclusion
We have identified point and line defects as having a major effect on the steepness of the conductance slope of InAs/GaSb tunnel diodes. For line defects, misfit dislocations dominate and lead to a major decrease in conductance slope steepness. This is presumed to be due to gettering of point defects leading to energy states and bend bending that allow for trap-assisted leakage and nonuniform band alignment across the interface. This is unavoidable for InAs/GaSb structures grown at 530°C, since the material relaxes instantly due to the buildup of strain from intermediate compositions from intermixing. This can be circumvented by growing in the reverse order, to prevent the intermixing, or growing on strained-GaSb, so that the InAs layer is latticematched. It can also be avoided by lowering the growth temperature of the InAs layer to prevent intermixing.
Even without dislocations, point defects still affect the performance of the devices, and all devices respond positively to annealing, as it lowers the concentration of these defects.
Future work will focus on the addition of barrier layers at the interface, including AlSb, in order to assess if there is any effect by blocking leakage mechanisms. We further plan to assess alloyed systems in which the band alignment can be brought closer to the boundary of type-II/type-III band alignment.
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